BASIC ELECTRONICS

UNIT-I


UNIT-II


UNIT-III


UNIT-IV


TEXT BOOKS:

1. Microelectronics Circuits, A.S Sedra, K.C. Smith, Oxford University Press. Selected portions from chapters 1 to 5, 8, 13.


REFERENCE BOOKS:


2. Electronic Devices & Circuit Theory, R.L Boylestad and L. Nashelsky, Pearson Education
MODULE-I

INTRODUCTION TO ELECTRONICS:

Electronics is the branch of science and engineering dealing with the theory and use of a class of devices in which electrons are transported through a vacuum, gas or semiconductor.

Signals:
It contains information about a variety of things and activities.
Example - Voice of the radio announcer, weather information
Analog Signal: The signal magnitude can be represented at any instant of time by a sequence of numbers.

Discrete Signal: It is a sequence of numbers that represent the magnitudes of the successive signal samples.

Digital Signal: Signal is in the form of 0 and 1.

Frequency Spectrum of Signal:
Any arbitrary signal is characterized by its frequency spectrum. The signal is represented in frequency domain.

Fourier series: It is an expansion of periodic signal as a linear combination of sine and cosine with different frequencies and amplitudes. It is applied to periodic signals.

Fourier transform: Fourier transform can be applied to aperiodic signals to find the frequency spectrum.
Low Pass Filter:
- Filter that passes low frequency components of a signal but rejects the high frequency components of a signal is called as low pass filter.
- Filters designed with passive components (Resistor, capacitor, inductor) are called as passive filters.

![Low Pass Filter Circuit](image)

Behaviour of capacitor to frequency can be described as follows
For f=0 (Low frequency) capacitive reactance of capacitor $X_c = \frac{V}{I} = \frac{1}{2\pi fC} = \infty$, So it acts as a open circuit
For f=$\infty$ (High Frequency) capacitive reactance of capacitor $X_c = \frac{V}{I} = \frac{1}{2\pi fC} = 0$, So it acts as a short circuit

Operation
For low frequency since capacitor is open circuited, current flowing in the circuit is zero. So the output voltage $v_{out} = v_{in}$
For high frequency since capacitor is short circuited, the output voltage across a short is zero So the output voltage $v_{out} = 0$
The frequency response curve can be shown as below
Calculation of cutoff frequency:

\[ v_{out} = \frac{X_C}{R + X_C} v_{in} \]

\[ |v_{out}| = \frac{X_C}{\sqrt{R^2 + X_C^2}} |v_{in}| \]

If \( R = X_C \)

\[ V_{out} = \frac{1}{\sqrt{2}} v_{in} = 0.707 \cdot v_{in} \]

At the frequency of which \( R = X_C \), the output will be 70.7% of the input.

\[ X_C = R = \frac{1}{2\pi f C} \]

Cutoff frequency \[ f_C = \frac{1}{2\pi RC} \]

**LPF as Integrator:**
- Output voltage (current) is directly proportional to the integration of the input voltage (current).
- The time constant \( RC \) of the circuit should be very large as compared to the time period of the input wave.
- The value of \( R \) should be 10 or more times larger than \( X_C \).

For high frequencies the capacitor has insufficient to charge up, its voltage is small. So the voltage across the resistor is approximately equal to the input voltage.

\[ v_{in} = V_R \]

\[ i = \frac{V_R}{R} = \frac{v_{in}}{R} \]

The charge \( q \) on the capacitor at any instant is

\[ q = \int i dt \]

output voltage \[ v_{out} = v_C = \frac{q}{C} = \frac{\int i dt}{C} = \frac{1}{RC} \int v_{in} dt \]

**High Pass Filter:**
- Filter that blocks low frequency components of a signal but passes the high frequency components of a signal is called as high pass filter.
- Filters designed with passive components (resistor, capacitor, inductor) are called as passive filters.
Operation
For low frequency Since capacitor is open circuited, current flowing in the circuit is zero. So the output voltage \( v_{out} = V_R = 0 \)
For high frequency since capacitor is short circuited, So the output voltage \( v_{out} = V_R = v_{in} \)
The frequency response curve can be shown as below

![High Pass Filter Graph](image)

Calculation of cutoff frequency:

\[
v_{out} = \frac{R}{R + X_C} v_{in}
\]

\[
|v_{out}| = \frac{X_C}{\sqrt{R^2 + X_C^2}} |v_{in}|
\]

If \( R = X_C \)

\[
V_{out} = \frac{1}{\sqrt{2}} v_{in} = 0.707 v_{in}
\]

At the frequency of which \( R = X_C \), the output will be 70.7% of the input.

\[
X_C = R = \frac{1}{2\pi C}
\]

Cutoff frequency \( f_c = \frac{1}{2\pi RC} \)

HPF as Differentiator:
- Output voltage (current) is directly proportional to the differentiation of the input voltage(current)
- The time constant RC of the circuit should be very small as compared to the time period of the input wave.
- The value of R should be 10 or more times smaller than \( X_C \).

For high frequencies the capacitor has enough time to charge up. So the voltage across the capacitor is approximately equal to the input voltage.

\[
v_{in} = v_c
\]
The charge $q$ on the capacitor at any instant is

$$q = C \frac{dv_c}{dt}$$

output voltage

$$v_{out} = iR = \frac{dq}{dt}$$

$$R = CR \frac{dC}{dt} = CR \frac{dv_i}{dt}$$

**Semiconductor:**
- Conductivity lies between conductor and insulator.
- Forbidden energy gap 0.2-2.5eV.
- At 0K a pure semiconductor behaves as an insulator.
- Semiconductor materials show a reduction in resistance with increase in temperature. So said to have a negative temperature coefficient.

**Intrinsic Semiconductor:**
- Semiconductor refined to reduce the number of impurities to a very low level.
  - e.g : Semiconductor in pure form
- Group-IV elements. Si, Ge,

**Extrinsic Semiconductor:**
- To increase the conductivity, impurities also called dopant (Group III or V) are added to the pure semiconductor material and is called extrinsic Semiconductor (n-type or p-type). The process is called doping.
- N-type Semiconductor- Pentavalent (As,Sb,P) atom is added to pure semiconductor. Diffused impurities with five valence electrons are called donor atoms.
- P-type Semiconductor- Trivalent (Al,B,Ga) atom is added to pure semiconductor. Diffused impurities with three valence electrons are called acceptor atoms.
- Holes are the majority carrier in p-type semiconductor and electrons are minority carrier. In n-type semiconductor electrons are the majority carrier and holes are the minority carrier.

**Diode:**

- Solid state device created by joining the p-type and n-type material is called as semiconductor diode.

**No Bias (V=0)**

- Absence of external voltage across the p-n junction is called the unbiased diode. Because of the density gradient electrons and holes diffuse and they combine leaving the ions unneutralised and are called uncovered charges.
- The uncovered charges generate an electric field directed from n-side to p-side called as barrier field which opposes the diffusion process further.
- Since the vicinity of the junction is depleted of mobile charges. Hence called a as depletion region.
Reverse Bias ($V_D < 0V$)

- Positive polarity of the external bias $V_D$ is connected to n-type and negative terminal is connected to p-type.
- The number of uncovered positive and negative ions will increase in the depletion region causing widening the depletion region which creates a great barrier for the majority carrier to overcome, effectively reducing the majority carrier flow to zero and hence the current due to majority carrier $I_{majority} = 0$
- The minority carriers which travels down the potential barrier remain unaffected and give a small current called the reverse saturation current denoted as $I_s$.

Forward Bias ($V_D > 0V$)

- Positive polarity of the external bias $V_D$ is connected to p-type and negative terminal is connected to n-type.
- External bias $V_D$ exerts a force on the mobile carriers to move them towards the junction. At the boundary they recombine with the ions and reduce the width of the depletion region.
- The depletion region will continue to decrease in width as the voltage is increased further and a heavy flood of electrons will move from n-side to p-side giving the $I_{majority}$ an exponential rise from p-side to n-side,
- The minority carrier flow will not be affected by this because the conduction level is determined by the limited number of impurities in the material and the current is
denoted by $I_s$. The total current is given by

$$I_D = I_{\text{Forward}} + I_{\text{Reverse}} = I_{\text{majority}} - I_{\text{minority}} \text{ (Direction opposite)}$$

In terms of reverse saturation current, $I_D$ can be written as

$$I_D = I_s \exp\left(\frac{eV}{\eta kT}\right) - I_s$$

is called the Shockley’s equation.

Where

e- Charge of an electron
K- Blotzman’s Conatant
T- Temperature in Kelvin
$\eta$- Quality factor depends upon the diode material ($\eta$=2 for Si and 1 for Ge)
V- Supplied voltage across the junction

Breakdown Condition:
(a) Zener Breakdown
- Too much of reverse bias across a p-n junction exert a strong force on a bound electron to tear it out from the covalent bond. Thus a large number of electron and hole pair will be generated through a direct rupture of the covalent bonds and they increase the reverse current and gives sharp increase in the characteristics. It is called zener breakdown. Diode employing the unique portion of the characteristics of a p-n junction is called zener diode.
- Maximum reverse voltage potential that can be applied before entering the zener region is called the peak inverse voltage (PIV) or peak reverse voltage (PRV).
(b) Avalanche Breakdown:

- With increasing reverse bias voltage, the electric field across the junction of a diode increases. At a certain value of the reverse voltage, the electric field imparts a sufficiently high energy to a thermally generated carrier. The carrier on colliding with an ion on its way disrupts a covalent bond and gives a new hole electron pair. This process is cumulative and gives an avalanche of carriers in a very short time. It is called avalanche multiplication.

Diode equivalent Circuit:

- Equivalent circuit is a combination of element properly chosen to best represent the actual terminal characteristics of a device or system in a particular operating point.

![Diode Equivalent Circuits (Models)](image)

Ideal diode in forward and reverse biased condition is as follows
**Diode Resistance levels:**

- According to the applied signal the resistance levels in a diode has following type
  1. DC or Static (DC signal)
  2. AC or Dynamic (Small AC signal)
  3. Average ac (Large AC signal)

<table>
<thead>
<tr>
<th>Type</th>
<th>Equation</th>
<th>Special Characteristics</th>
<th>Graphical Determination</th>
</tr>
</thead>
<tbody>
<tr>
<td>DC or static</td>
<td>$R_D = \frac{V_D}{I_D}$</td>
<td>Defined as a point on the characteristics</td>
<td>$I_D$, $V_D$</td>
</tr>
<tr>
<td>AC or dynamic</td>
<td>$r_d = \frac{\Delta V_d}{\Delta I_d} = \frac{56 \text{ mV}}{I_D}$</td>
<td>Defined by a tangent line at the $Q$-point</td>
<td>$I_D$, $V_D$</td>
</tr>
<tr>
<td>Average ac</td>
<td>$r_{av} = \frac{\Delta V_d}{\Delta I_d}$</td>
<td>Defined by a straight line between limits of operation</td>
<td>$I_D$, $V_D$</td>
</tr>
</tbody>
</table>
CLIPPER

It controls the shape of the output waveform by removing or clipping a portion of the applied wave. Half wave rectifier is the simplest example. It is also referred as voltage limiters/amplitude selectors/slicers.

Applications:
- In radio receivers for communication circuits.
- In radars, digital computers and other electronic systems.
- Generation for different waveforms such as trapezoidal, or squarewaves. Helps in processing the picture signals in television transmitters.
- In television receivers for separating the synchronizing signals from composite picture signals.

Types of Clipper Circuit

1. Series- Diode is in series with the source
2. Parallel- Diode is in parallel with the source.

- Clipper circuit which uses a DC battery is called a biased clipper.

SERIES CLIPPER:
Assumption- diode is ideal in characteristics

Analysis
+ve Half Cycle:
Diode is on because of forward biasing condition. Since no voltage drop across the diode the output voltage becomes

\[ V_{O}=V_{R}=V_{i} \]

-ve Half Cycle:
Diode is off because of reverse biasing condition. Since no current flows through the circuit the output voltage \( V_{O}=0 \).

Figure shows the output waveform of a simple series clipper with input as square and triangular waveform. Since the negative half cycle is clipped off in the output it is called as a negative clipper circuit.
Biased Series Clipper:

Assumption - diode is ideal in characteristics

Analysis

Since the diode is on because of the 5v battery

The transition of the diode from one state to another can be found out to be at $V_i = -5v$ above which the diode is ON and below which the diode is OFF.

+ve Half Cycle:
Since the diode is on the output voltage will be (Applying KVL)

$$V_i + 5 = V_R$$

$$V_O = V_i + 5$$

-ve Half Cycle:
Since the diode is off $V_O = 0$.

Figure Shows the input and output waveform.

Example of Other Series Clipper Circuits:
PARALLEL CLIPPER:
Assumption- diode is ideal in characteristics
Analysis
+ve Half Cycle:
Diode is on because of forward biasing condition. Since no voltage drop across the diode the output voltage becomes
\[ V_O = V_d = 0 \]
-ve Half Cycle:
Diode is off because of reverse biasing condition. Since no current flows through the circuit the output voltage \( V_O = V_i \).
Figure shows the output waveform of a simple parallel clipper with input as square and triangular waveform. Since the positive half cycle is clipped off in the output it is called as a positive clipper circuit.

Biased parallel Clipper:
Assumption- diode is ideal in characteristics
Analysis
The transition of the diode from one state to another can be found out to be at \( V_i = 4v \) above which the diode is OFF and below which the diode is ON.
+ve Half Cycle:
Since the diode is OFF (above 4v) the output voltage will be (Applying KVL)
\[ V_i = V_O \]
-ve Half Cycle:
Since the diode is ON (below 4v) \( V_O = 4v \).
Figure Shows the input and output waveform.
Example of Other Parallel Clipper Circuits:

**Simple Parallel Clippers (Ideal Diodes)**

**Biased Parallel Clippers (Ideal Diodes)**

**CLAMPERS:**

- A diode and capacitor can be combined to clamp an AC signal to a specific DC level.
- It must have a capacitor, a diode and a resistive element.
- For additional shift an independent DC supply can be introduced in the circuit.
- The time constant $\tau = RC$ must be large enough to ensure that the voltage across the capacitor does not discharge significantly during the diode is nonconducting.

Procedure to analyze a clamper circuit

1. Consider the part of the input signal that will forward bias the diode.
2. During the On state assume that the capacitor will charge up instantaneously to a voltage level determined by the network.
3. Assume that during the diode is in OFF state the capacitor will hold on to its established voltage level.
4. The polarity of $V_o$ must be same throughout the analysis.
5. Total swing of the total output must match the swing of the input signal.

**-ve clamper analysis:**

- Diode is ON (Short Circuit) in the positive half cycle.
- Established voltage level on the capacitor $V_c=V$
- During negative half cycle the diode is OFF and the output voltage is $V_o=V_R=-V_i-V_c=-2V$
- Total swing of output is -2V which is same as the total swing of the input.

**Biased Clamper Circuit:**

**-ve half cycle:**

Diode is ON (S.C). So applying KVL around the input loop we have

\[-20+V_c=5=0\]

$V_c=25v$ and $V_o=5v$

During +ve half cycle diode is OFF. Applying KVL around the outside loop we have

\[10+25-V_o=0\]

$V_o=35v$
Summary of the Clamper Circuit:

**RECTIFIERS**

An important application of *regular* diodes is in rectification circuits. These circuits are used to convert AC signals to DC in power supplies.

A block diagram of this process in a DC power supply is shown below.
Half-Wave Rectifier:

The above circuit is called as a Half-wave rectifier since it will generate a waveform $v_o$ that will have an average value of particular use in the ac-to-dc conversion process.

During $0^-$(Positive Half Cycle) the diode is ON. Assuming an ideal diode with no voltage drop across it the output voltage $v_o$ will be

$$v_o = V_R = V_m$$

During $-T$(Negative Half Cycle) the diode is OFF(Open Circuit). So the current flowing through the circuit will be 0. The output voltage $v_o$ will be

$$v_o = V_R = i \times R = 0$$

Figure shows the input and output waveform with output $V_{dc}=0.318V_m$. 

$$V_{dc}=0.318V_m$$
Disadvantage:
1. The ac supply delivers power only half the time.
2. Pulsating current frequency is equal to the supply frequency.

**Full wave Rectifier:**

The full wave rectifier utilizes both the positive and negative portions of the input waveform. Types of full wave rectifier are

(a) Centre tapped configuration 
(b) Bridge configuration

Centre tapped configuration:

- Current flows through the load resistance in the same direction during the full cycle of the input signal.
- Centre tap transformer is used with the secondary winding.

+ve Half Cycle:
- Diode $D_1$ is short circuited and $D_2$ is open circuited. Current flows through the upper half of the secondary winding.
-ve Half Cycle:

- Diode D₂ is short circuited and D₁ is open circuited. Current flows through the lower half of the secondary winding.

![Diagram of half-cycle rectifier with waveforms]

Complete input and output waveform can be shown as

![Diagram of complete input and output waveform]

While this full-cycle rectifier is a big improvement over the half-cycle, there are some disadvantages.

Disadvantages:

- It is difficult to locate the centre tap on the secondary winging.
- The diodes must have high PIV.

BridgeRectifier:

The bridge rectifier uses four diodes connected in bridge pattern.
The operation of the bridge rectifier can be summarized as:

**+ve Half Cycle:**
- Diode D₁ and D₃ are short circuited and D₂ and D₄ are open circuited. Current flows through D₁ and D₃ to give the output voltage across the resistor.

**-ve Half Cycle:**
- Diode D₁ and D₃ are open circuited and D₂ and D₄ are short circuited. Current flows through D₂ and D₄ to give the output voltage across the resistor.

Complete input and output waveform can be shown as

Advantages:
- No centre tapped transformer is required.
- PIV is less.

Disadvantages:
- It requires four diode and the power loss in the rectifier element is more.
**MODULE-II**

**TRANSISTOR:**

1. Bipolar Junction Transistor (BJT)
2. Field Effect Transistor (FET)

**Bipolar Junction Transistor (BJT):**

- **pnp**-- n-type semiconductor is sandwiched between two p-type semiconductor.
- **npn**-- p-type semiconductor is sandwiched between two n-type semiconductor.
- It has three terminal naming E-Emitter, B-Base and C-Collector.
- Both electron and hole responsible for the current conduction. So called bipolar junction transistor.
- Doping wise- Emitter>Collector>Base
- Two Junctions- $J_{EB}$ (Junction emitter base) and $J_{CB}$ (Junction collector base).

**Transistor Operation:**

- $J_{EB}$ is forward biased by the battery $V_{EE}$ by which the depletion region will decrease and a majority carrier flow will occur from emitter to base giving current $I_{majority}$ or $I_E$.
- $J_{CB}$ is reverse biased by the battery $V_{CC}$ by which the depletion region will increase and a minority carrier flow will occur from base to collector giving current $I_{minority}$.
- When both the battery supplies are given simultaneously the holes in the base region due to the battery $V_{EE}$ will act as minority carrier. They will cross the base region to reach the collector giving the current $I_C$.

So the current equations of BJT can be written as

$$I_E = I_C + I_B$$
$$I_C = I_{majority} + I_{minority}$$
$$I_C = \bar{U} I_E + I_{CO}$$

Where $\bar{U}$ is defined as the fraction of the total emitter current that represents holes which have travelled from emitter across the base to the collector and $I_{CO}$ is called as leakage current.
Depending upon the common terminal between input and output circuit of a transistor it may be operated in 3 modes of a BJT
(a) Common Base
(b) Common Emitter
(c) Common Collector

Common Base:

\[
\begin{array}{c}
\text{Common Base:} \\
\end{array}
\]

- Depending upon the biasing of the \( J_{EB} \) and \( J_{CB} \), transistor has three region of operation.
- \( J_{EB} \) \( J_{CB} \) Region of Application
  - Forward Bias Forward Bias Saturation ON Switch
  - Forward Bias Reverse Bias Active Amplifier
  - Reverse Bias Reverse Bias Cutoff OFF Switch

Input Characteristic: The plot of the input current against the input voltage with the output voltage as a parameter for a particular region of operation (Active).
- Graph is plotted between input voltage \( V_{BE} \) and current \( I_E \) keeping output voltage \( V_{CB} \) as a parameter.
- The current variation with the emitter to base voltage is similar to the forward characteristics of a p-n junction diode. However an increase in the magnitude of the collector to base voltage causes the emitter current to increase for a fixed \( V_{BE} \) because of the early effect or base width modulation.

Output Characteristics: The plot of the output current against the output voltage with the input current as a parameter.
- Graph is plotted between output voltage \( V_{CB} \) and output current \( I_C \) keeping input current \( I_E \) as a parameter.
• **Active Region:**
  In this region $J_{EB}$ is forward biased and $J_{CB}$ is reverse biased. The collector current is independent of $V_{CB}$. It depends only on the emitter current $I_E$.
  
  \[ I_C = I_{majority} + I_{minority} \]
  
  \[ I_C = \alpha I_E + I_{CBO} \]
  
  Where $I_{CBO}$ (also noted as $I_{CO}$) is the leakage current called as collector to base leakage current when emitter is open. Since this current is very small in magnitude $I_C \approx I_E$.

• **Cut off Region:**
  Here both the junctions are reverse biased. The region below $I_E=0$ characteristic is called as cut off region. In this region $I_C = I_{CBO}$ and in the range of nano amperes.

• **Saturation Region:**
  Here both the junctions are forward biased. The region is to the left of the graph where $V_{CB}$ is slightly positive and $I_E=0$. It gives an exponential variation in the collector current. $J_{CB}$ is forward biased means collector is positive with respect to base. It gives rise to a hole current flowing from collector to base and is opposite to the original flow due to the transistor action. Output resistance of CB is very high because a very large change in collector voltage cases a very small change in collector current.

**CB Current Amplification Factor:**

It is the ratio of output collector current to the input emitter current.

**DC current gain**

\[ \alpha_{dc} = \frac{I_C}{I_E} \approx 1 \text{ (Practically 0.9 to 0.998)} \]

**AC current gain**

\[ \alpha_{ac} = \frac{\Delta I_C}{\Delta I_E} \text{ with } V_{CB} \text{ constant} \]

**Common Emitter:**

Here emitter terminal is common between the base and the collector.
Input Characteristics:

- Graph is plotted between input voltage $V_{BE}$ and input current $I_B$ keeping output voltage $V_{CE}$ as a parameter.
- Characteristics are similar to that of a forward biased diode. For a constant $V_{BE}$ the magnitude of the base current decreases. With increasing $V_{CE}$ this is because increasing $V_{CE}$ the effective base width and hence the recombination base current decreases.

Output Characteristics:

- Graph is plotted between output voltage $V_{CE}$ and output current $I_C$ keeping input current $I_B$ as a parameter.

- **Active Region:**
  
  In this region $I_{EB}$ is forward biased and $I_{CB}$ is reverse biased. Output characteristics in the active region are not horizontal lines because for a fixed value of $I_B$ the magnitude of collector current increases with $V_{CE}$ due to early effect.

  $$I_C = \alpha I_E + I_{CBO} \quad (CB)$$
  $$I_C = \bar{U} (1-\bar{U}) I_B + I_{CBO}/(1-\bar{U})$$
  $$I_C = \beta I_B + I_{CEO}$$

  Since the leakage current $I_{CEO}$ is very small $I_C \approx \beta I_B$

- **Cut off Region:**
  
  Here both the junctions are reverse biased. The region below $I_B=0$ characteristic is called as cut off region. In this region $I_C = I_{CEO}$ (Collector to emitter leakage current with base open)

- **Saturation Region:**
  
  Here both the junctions are forward biased by at least the cutin voltage. The current $I_C$ is independent of $I_B$.

**CE Current Amplification Factor:**

It is the ratio of output collector current to the input baser current.

$\text{DC current gain } \beta_{dc} = \frac{I_C}{I_B}$ practically 50-400

$\text{AC current gain } \beta_{ac} = \frac{\Delta I_C}{\Delta I_B}$ with $V_{CE}$ constant
Relation between $\alpha$ and $\beta$:

\[ I_E = I_C + I_B \quad \alpha = \frac{I_C}{I_E} \quad \text{and} \quad \beta = \frac{I_C}{I_B} \]

\[ \frac{I_C}{\alpha} = I_C + \frac{I_C}{\beta} \quad \alpha = \frac{\beta}{1 + \beta} \quad \beta = \frac{\alpha}{1 - \alpha} \]

**DC Biasing:**

Biasing is the application of external dc supply to establish a fixed level of current and voltage. Transistor operates only at a particular point of the characteristics called operating point or Q-point/Quiescent point.

**Types of Biasing**

1. Fixed Bias Configuration
2. Fixed bias with emitter resistor
3. Voltage divider bias configuration
4. Collector feedback configuration

**Fixed Bias Configuration:**

It is the simplest transistor DC bias configuration using npn transistor. In the DC analysis capacitors are open circuited as shown in the figure.
**Base Emitter Loop:**

Applying KVL we have

\[ V_{CC} - I_B R_B - V_{BE} = 0 \]

\[ I_B = \frac{V_{CC} - V_{BE}}{R_B} \]

Since \( V_{BE} \) and \( V_{CC} \) are constant, the selection of a base resistor \( R_B \) sets the level of base current for the operating point.

**Collector Emitter Loop:**

\[ I_C = \beta I_B \]

\[ V_{CC} - I_C R_C - V_{CE} = 0 \]

\[ V_{CE} = V_{CC} - I_C R_C \]

So \( R_B \) controls \( I_B \) and \( I_C \), and the level of \( RC \) determines the magnitude of \( V_{CE} \).

\[ V_{CE} = V_C - V_E \]

\[ V_{BE} = V_B - V_E \]

**Fixed Bias with emitter resistor Configuration:**

It contains an emitter resistor to improve the stability level over fixed bias.

**Base Emitter Loop:**

Applying KVL we have

\[ V_{CC} - I_B R_B - V_{BE} - I_E R_E = 0 \]
\[ I_B = \frac{V_{CC} - V_{BE}}{R_B + (\beta + 1)R_E} \]

**Collector Emitter Loop:**

\[ I_C = \beta I_B \]
\[ V_{CC} - I_C R_C - V_{CE} - I_E R_E = 0 \]
\[ V_{CE} = V_{CC} - I_C (R_C + R_E) \]

**Voltage divider bias Configuration:**

In the previous bias configurations the Q-points were dependent on \( \beta \) which is temperature sensitive. Voltage divide bias arrangement reduces the dependency on \( \beta \).

**Exact Analysis:**

The input side can be solved by Thevenin equivalent circuit.

For thevenin equivalent resistance the input dc source is short circuited.

\[ R_{TH} = \frac{R_1 R_2}{R_1 + R_2} \]

For thevenin equivalent voltage the source \( V_{CC} \) is returned to the circuit and the voltage is given by
\[ V_{TH} = V_{R2} = \frac{V_{CC}R_2}{R_1 + R_2} \]

The Thevenin equivalent circuit is redrawn and the IBQ can be found by applying KVL

\[ V_{TH} - I_B R_{TH} - V_{BE} - I_E R_E = 0 \]

\[ I_B = \frac{V_{TH} - V_{BE}}{R_{TH} + (\beta + 1)R_E} \]

By solving the output collector emitter loop by KVL

\[ V_{CE} = V_{CC} - I_C (R_C + R_E) \]

**Collector feedback configuration:**

An improved level of stability can be obtained by providing a feedback path.

**Base Emitter Loop:**

Applying KVL and solving we have

\[ I_B = \frac{V_{CC} - V_{BE}}{R_F + \beta(R_C + R_E)} \]

**Collector Emitter Loop:**

Applying KVL and solving we have

\[ V_{CE} = V_{CC} - I_C (R_C + R_E) \]
Field-Effect Transistors

INTRODUCTION

The field-effect transistor (FET) is a three-terminal device used for a variety of applications that match, to a large extent, those of the BJT transistor. JFET transistor is a voltage-controlled device. For the FET the current $I_D$ will be a function of the voltage $V_{GS}$ applied to the input circuit. The FET is a unipolar device depending solely on either electron (n-channel) or hole (p-channel) conduction.

The term field effect in the name deserves some explanation. We are all familiar with the ability of a permanent magnet to draw metal filings to itself without the need for actual contact. The magnetic field of the permanent magnet envelopes the filings and attracts them to the magnet along the shortest path provided by the magnetic flux lines. For the FET an electric field is established by the charges present, which controls the conduction path of the output circuit without the need for direct contact between the controlling and controlled quantities.

![Diagram of FET](image)

**FIG. 1**

voltage-controlled amplifiers.

Comparison of some of the general characteristics of BJT with FET:

One of the most important characteristics of the FET is its high input impedance. The variation in output current is typically a great deal more for BJTs than for FETs for the same change in the applied voltage.

FETs are more temperature stable than BJTs, and FETs are usually smaller than BJTs, making them particularly useful in integrated-circuit (IC) chips.

The construction characteristics of some FETs, however, can make them more sensitive to handling than BJTs.

Type of FET:

Three types of FETs: the junction field-effect transistor (JFET), the metal-oxide-semiconductor field-effect transistor (MOSFET), and the metal-semiconductor field-effect transistor (MESFET). The MOSFET category is further broken down into depletion and enhancement types. The MOSFET transistor has become one of the most important devices used in the design and construction of integrated circuits for digital computers. Its thermal stability and other general characteristics make it extremely popular in computer circuit design.
CONSTRUCTION AND CHARACTERISTICS OF JFETs

JFET is a three-terminal device with one terminal capable of controlling the current between the other two. The major part of the structure is the \textit{n}-type material, which forms the channel between the embedded layers of \textit{p}-type material. In the absence of any applied potentials the JFET has two \textit{p}–\textit{n} junctions under no-bias conditions. The result is a depletion region at each junction, as shown in Fig. 2 that resembles the same region of a diode under no-bias conditions.

\textbf{FIG. 2}
\textit{Junction field-effect transistor (JFET).}

\(V_G = 0\ \text{V}, V_{DS} \text{ Some Positive Value}\)

A positive voltage \(V_{DS}\) is applied across the channel and the gate is connected directly to the source to establish the condition \(V_{GS} = 0\ \text{V}\). Under the conditions the flow of charge is relatively uninhibited and is limited solely by the resistance of the \textit{n}-channel between drain and source. The depletion region is wider near the top of both type materials. The current \(I_D\) will establish the voltage levels through the channel as indicated on the figure. The result is that the upper region of the \textit{p}-type material will be reverse-biased by about.

As the voltage \(V_{DS}\) is increased from 0 V to a few volts, the current will increase as determined by Ohm's law and the plot of \(I_D\) versus \(V_{DS}\). As \(V_{DS}\) increases and approaches a level referred to as \(V_P\), the depletion regions will widen, causing a noticeable reduction in the channel width. The reduced path of conduction causes the resistance to increase. The more horizontal the curve, the higher the resistance, suggesting that the resistance is approaching \(\infty\) ohms in the horizontal region. If \(V_{DS}\) is increased to a level where it appears that the two depletion regions would touch, a condition referred to as pinch-off will result.
As $V_{DS}$ is increased beyond $V_P$, the region of close encounter between the two depletion regions increases in length along the channel, but the level of $I_D$ remains essentially the same. In essence, therefore, once $V_{DS} > V_P$ the JFET has the characteristics of a current source. As shown in Fig. 5, the current is fixed at $I_D = I_{DSS}$, but the voltage $V_{DS}$ (for levels $> V_P$) is determined by the applied load.

The choice of notation $I_{DSS}$ is derived from the fact that it is the drain-to-source current with a short circuit connection from gate to source. $I_{DSS}$ is the maximum drain current for a JFET and is defined by the conditions $V_{GS} = 0$ V and $V_{DS} > |V_P|$.

$VGS < 0 \text{ V}$

The voltage from gate to source, denoted $V_{GS}$, is the controlling voltage of the JFET. Curves of $I_D$ versus $V_{DS}$ for various levels of $V_{GS}$ can be developed for the JFET. For the $n$-channel device the controlling voltage $V_{GS}$ is made more and more negative from its $V_{GS} = 0$ V level. The effect of the applied negative-bias $V_{GS}$ is to establish depletion regions similar to those obtained with $V_{GS} = 0$ V, but at lower levels of $V_{DS}$. Therefore, the result of applying a negative bias to the gate is to reach the saturation level at a lower level of $V_{DS}$, as shown in Fig. 6 for $V_{GS} = -1$ V. The resulting saturation level for $I_D$ has been reduced and in fact will continue to decrease as $V_{GS}$ is made more and more negative. Eventually, $V_{GS}$ when $V_{GS} = -V_P$ will be sufficiently negative to establish a saturation level that is essentially 0 mA, and for all practical purposes the device has been turned off. In summary:

The level of $VGS$ that results in $I_D = 0$ mA is defined by $V_{GS} = V_P$, with $V_P$ being a negative voltage for $n$-channel devices and a positive voltage for $p$-channel JFETs.

---

**FIG. 4**  ID versus VDS for $V_{GS} = 0$ V.

**FIG. 5**  Application of a negative voltage to the gate of a JFET.  

$n$-Channel JFET characteristics with $I_{DSS} = 8$ mA and $V_P = -4$ V.
TRANSFER CHARACTERISTICS

Derivation
For the BJT transistor the output \( I_c \) current and the input controlling \( I_b \) current are related by beta, which was considered constant for the analysis to be performed. In equation form

\[
I_C = f(I_B) = \beta I_B \quad -(1)
\]

The squared term in the equation results in a nonlinear relationship between \( I_D \) and \( V_{GS} \), producing a curve that grows exponentially with decreasing magnitude of \( V_{GS} \).

\[
I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2 \quad -(2)
\]

The squared term in the equation results in a nonlinear relationship between \( I_D \) and \( V_{GS} \), producing a curve that grows exponentially with decreasing magnitude of \( V_{GS} \).

The transfer characteristics defined by Shockley’s equation are unaffected by the network in which the device is employed.

![FIG.7 Obtaining the transfer curve from the drain characteristics.](image)

DEPLETION-TYPE MOSFET

MOSFETs are further broken down into depletion type and enhancement type. The terms depletion and enhancement define their basic mode of operation; the name MOSFET stands for metal-oxide semiconductor field-effect transistor.

Basic Construction:
The basic construction of the n-channel depletion-type MOSFET is provided in Fig. A slab of p-type material is formed from a silicon base and is referred to as the substrate. It is the foundation on which the device is constructed. In some cases the substrate is internally connected to the source terminal. The gate is also connected to a metal contact surface but remains insulated from the n-channel by a very thin silicon dioxide (SiO\(_2\)) layer. SiO\(_2\) is a type of insulator referred to as a dielectric, which sets up opposing (as indicated by the prefix di-) electric fields within the dielectric when exposed to an externally applied field.
Basic Operation:
The gate-to-source voltage is set to 0 V by the direct connection from one terminal to the other, and a voltage $V_{DD}$ is applied across the drain-to-source terminals. The result is an attraction of the free electrons of the n-channel for the positive voltage at the drain. The result is a current similar to that flowing in the channel of the JFET. In fact, the resulting current with $V_{GS} = 0$ V continues to be labeled $I_DSS$. $V_{GS}$ is set at a negative voltage such as $-1$ V. The negative potential at the gate will tend to pressure electrons toward the p-type substrate (like charges repel) and attract holes from the p-type substrate (opposite charges attract).

Depending on the magnitude of the negative bias established by $V_{GS}$, a level of recombination between electrons and holes will occur that will reduce the number of free electrons in the n-channel available for conduction. The more negative the bias, the higher is the rate of recombination. The resulting level of drain current is therefore reduced with increasing negative bias for $V_{GS}$.

**ENHANCEMENT-TYPE MOSFET**
The characteristics of the enhancement-type MOSFET are quite different from depletion type MOSFET.

Basic Construction:
A slab of p-type material is formed from a silicon base and is again referred to as the substrate. As with the depletion-type MOSFET, the substrate is sometimes internally connected to the source terminal, whereas in other cases a fourth lead (labeled SS) is made available for external control of its potential level. The source and drain terminals are again connected through metallic contacts to n-doped regions, but note in Fig. the absence of a channel between the two n-doped regions. This is the primary difference between the construction of depletion-type and enhancement-type MOSFETs — the absence of a channel as a constructed component of the device. In summary, therefore, the construction of an enhancement-type MOSFET is quite similar to that of the depletion-type MOSFET, except for the absence of a channel between the drain and source terminals.

Basic Operation:
If $V_{GS}$ is set at 0 V and a voltage applied between the drain and the source of the device of Fig. the absence of an n-channel (with its generous number of free carriers) will result in a current of effectively 0 A quite different from the depletion-type MOSFET and JFET, where $I_D = I_DSS$. It is not sufficient to have a large accumulation of carriers (electrons) at the drain and the source (due to the n-doped regions) if a path fails to exist between the two. With $V_{DS}$ some positive voltage, $V_{GS}$ at 0 V, and terminal SS directly connected to the source, there are in fact two reverse-biased pn junctions between the n-doped regions and the p-substrate to oppose any significant flow between drain and source.

The level of $V_{GS}$ that results in the significant increase in drain current is called the threshold voltage and is given the symbol $V_T$. On specification sheets it is referred to as $V_{GS}(Th)$, although $V_T$ is less unwieldy and will be used in the analysis to follow. Since the channel is nonexistent with $V_{GS} = 0$ V and $f_{enhanced}$ by the application of a positive gate-to-source voltage, this type of MOSFET is called an enhancement-type MOSFET.
FET Biasing

For the field-effect transistor, the relationship between input and output quantities is nonlinear due to the squared term in Shockley's equation. Linear relationships result in straight lines when plotted on a graph of one variable versus the other, whereas nonlinear functions result in curves as obtained for the transfer characteristics of a JFET. The nonlinear relationship between $I_D$ and $V_{GS}$ can complicate the mathematical approach to the dc analysis of FET configurations. A graphical approach may limit solutions to tenths-place accuracy, but it is a quicker method for most FET amplifiers. Since the graphical approach is in general the most popular, the analysis of this chapter will have graphical solutions rather than mathematical solutions.

**FIXED-BIAS CONFIGURATION:**
The simplest of biasing arrangements for the $n$-channel JFET appears in Fig. 1. Referred to as the fixed-bias configuration,

For the dc analysis, $V_{RG} = I_G R_G = (0 \, \text{A}) R_G = 0 \, \text{V}$, $I_G \approx 0 \, \text{A}$

The fact that the negative terminal of the battery is connected directly to the defined positive potential of $V_{GS}$ clearly reveals that the polarity of $V_{GS}$ is directly opposite to that of $V_{GG}$. Applying Kirchhoff's voltage law in the clockwise direction results in

$-V_{GG} - V_{GS} = 0$

$V_{GS} = -V_{GG}$

Since $V_{GG}$ is a fixed dc supply, the voltage $V_{GS}$ is fixed in magnitude, resulting in the designation fixed-bias configuration.

The drain-to-source voltage of the output section can be determined by applying Kirchhoff's voltage law as follows:

$V_{DS} = V_{DD} - I_D R_D$
\[ V_{D} = V_{DS} = V_{GS} \]

**SELF-BIAS CONFIGURATION**

The self-bias configuration eliminates the need for two dc supplies. The controlling gate-to-source voltage is now determined by the voltage across a resistor \( R_S \) introduced in the source leg of the configuration.

For the dc analysis, the capacitors can again be replaced by open circuits and the resistor \( R_G \) replaced by a short-circuit equivalent since \( I_G = 0 \text{ A} \).

The current through \( R_S \) is the source current \( I_S \),

but \( I_S = I_D \) and \( V_{RS} = I_D R_S \)

\[ V_{GS} = -I_D R_S \]

that \( V_{GS} \) is a function of the output current \( I_D \) and not fixed in magnitude as occurred for the fixed-bias configuration.

**VOLTAGE-DIVIDER BIASING**

The basic construction is exactly the same, but the dc analysis of each is quite different. \( I_G = 0 \text{ A} \) for FET amplifiers, but the magnitude of \( I_B \) for common-emitter BJT amplifiers can affect the dc levels of current and voltage in both the input and output circuits. Recall that \( I_B \) provides the link between input and output circuits for the BJT voltage-divider configuration, whereas \( V_{GS} \) does the same for the FET configuration.

Since \( I_G = 0 \text{ A} \), Kirchhoff's current law requires that \( I_{R1} = I_{R2} \), and the series equivalent circuit appearing to the left of the figure can be used to find the level of \( V_G \). The voltage \( V_G \), equal to the voltage across \( R_2 \), can be found using the voltage-

\[ V_G = \frac{R_2 V_{DD}}{R_1 + R_2} \]

Applying Kirchhoff's voltage law

\[ V_{GS} = V_G - I_D R_S \]
Feedback Amplifiers and Oscillators:

- Feedback implies the transfer of energy from the output of a system to its input. If a portion or the whole of the output signal of an amplifier is fed back and superimposed on the input signal, the performance of the amplifier changes significantly. Then the amplifier is said to be a feedback amplifier.
- Negative/Inverse/Degenerative Feedback: Feedback signal diminishes the magnitude of the input signal.
- Positive/Direct/Regenerative Feedback: Feedback signal enhances the magnitude of the input signal.

Negative/Inverse/Degenerative Feedback

In the above circuit the input signal to the amplifier with gain A is the difference of the input signal \( V_s \) and feedback signal \( V_f \). The feedback circuit can contain passive elements like resistors, inductors, capacitors and active elements like transistors.

Transfer Gain of a feedback amplifier:

\[ V_O = AV_i \quad (A = V_O / V_i \text{ is the gain without feedback or open loop gain}) \]

\[ V_f = \beta V_O \quad (\beta = V_f / V_O \text{ is known as the feedback fraction, the feedback ratio, the reverse transfer ratio or the reverse transmission factor}) \]

\[ V_i = V_s - V_f \quad \text{(Positive sign for positive feedback)} \]

\[ V_s = V_i + V_f = V_O / A + \beta V_O \]

\[ A_f = V_O / V_s = A / (1 + A \beta) \text{ is the gain with feedback called as closed loop gain.} \]

The quantity \( A \beta \) is called as loop gain, the feedback factor, the return ratio or the loop transmission.

The feedback introduced into an amplifier is usually expressed in decibels (dB) by the relationship
\[ F = \text{dB of Feedback} = 20 \log_{10} \left| \frac{1}{A} \right| = 20 \log_{10} \left| \frac{1}{A} \right| \]

For negative feedback \( F \) is negative and for positive feedback \( F \) is positive.

Feedback amplifier topologies:
Depending up on the input mixer and output sampler configuration we have 4 feedback topologies.
1. Voltage Series
2. Voltage Shunt
3. Current Series
4. Current Shunt

Effect of Negative Feedback:
A number of improvements are obtained in negative feedback

1. Better stabilised voltage gain
2. Higher input impedance and lower output impedance
3. Improved frequency response
4. Reduced noise
5. More linear operation

Positive/Direct/Regenerative Feedback:
In positive feedback input signal to the amplifier with gain \( A \) is the addition of the input signal \( V_S \) and feedback signal \( V_f \).

\[ V_O = A V_i \]
\[ V_i = \beta V_O \]
\[ V_i = V_s + V_f \]
\[ V_s = V_i - V_f = V_O/A - \beta V_O \]
\[ A_i = V_O/V_s = A/(1 - A\beta) \]

**Oscillator Operation:**

The use of positive feedback that results in a feedback amplifier having closed-loop gain \( A_f \) greater than 1 satisfies the phase conditions will result in operation as an oscillator.

When the switch at the amplifier input is open, no oscillation occurs. Considering fictitious voltage \( V_i \) at the amplifier input \( V_O = A V_i \). And \( V_f = A\beta V_i \).

If the circuits of the base amplifier and the feedback network provide \( A\beta \) of a correct magnitude and phase, \( V_f \) can be made equal to \( V_i \). Then, when the switch is closed and the fictitious voltage \( V_i \) is removed, the circuit will continue operating since the feedback voltage is sufficient to drive the amplifier, resulting in a proper input voltage to sustain the loop operation. The output waveform will still exist after the switch is closed if the condition \( A\beta = 1 \) is met. This is known as Barkhausen criterion for oscillation.
Operational Amplifier

The Operational Amplifier is a direct-coupled, high gain, negative feedback amplifier. It is nothing more than a differential amplifier which amplifies the difference between two inputs.

![General circuit diagram of an op-amp](image)

The terminal marked - is called the inverting terminal which means signal applied there will appear phase inverted at the output while the terminal marked + is called the non inverting terminal means that the signal applied here will appear in phase and applied at the output. Please understand that the - and + do not denote any type of voltage it means that output voltage is proportional to the difference of Non Inverting and inverting voltages which is \( V_o = V_2 - V_1 \). When there is no feedback, no voltage or capacitor between output and input the op-amp is said to be in open loop condition.

Characteristics of an ideal op-amp

An Ideal Op-Amp has the following characteristics.
* An infinite voltage gain
* An infinite bandwidth
* An infinite input resistance: The resistance b/w V1 and V2 terminals is infinite.
* Zero output resistance: \( V_o \) remains constant no matter what resistance is applied across output.
* Perfect balance: When \( V_1 \) is equal to \( V_2 \) the \( V_o \) is 0.

Single-Ended Input

Single-ended input operation results when the input signal is connected to one input with the other input connected to ground.

![FIG.2.Single ended input](image)
**Double-Ended Output**

While the operation discussed so far had a single output, the op-amp can also be operated with opposite outputs, as shown in Fig. 1. An input applied to either input will result in outputs from both output terminals, these outputs always being opposite in polarity. Figure 3 shows a single-ended input with a double-ended output. As shown, the signal applied to the plus input results in two amplified outputs of opposite polarity. Figure 4 shows the same operation with a single output measured.

![FIG.3 Double-ended output](image)

**FIG.3 Double-ended output**

**Common-Mode Operation**

When the same input signals are applied to both inputs, common-mode operation results, the two inputs are equally amplified, and since they result in opposite polarity signals at the output, these signals cancel, resulting in 0-V output. Practically, a small output signal will result.

![FIG.4 Double-ended output with single-ended input](image)

**FIG.4 Double-ended output with single-ended input**

**Common-Mode Rejection**

A significant feature of a differential connection is that the signals which are opposite at the inputs are highly amplified, while those which are common to the two inputs are only slightly amplified, the overall operation being to amplify the difference signal while rejecting the common signal at the two inputs.
DIFFERENTIAL AND COMMONMODE OPERATION

One of the more important features of a differential circuit connection, as provided in an op-amp, is the circuit's ability to greatly amplify signals that are opposite at the two inputs, while only slightly amplifying signals that are common to both inputs. An op-amp provides an output component that is due to the amplification of the difference of the signals applied to the plus and minus inputs and a component due to the signals common to both inputs. Since amplification of the opposite input signals is much greater than that of the common input signals, the circuit provides a common mode rejection as described by a numerical value called the common-mode rejection ratio (CMRR).

**Differential Inputs**

When separate inputs are applied to the op-amp, the resulting difference signal is the difference between the two inputs.

\[ V_d = V_{t1} - V_{t2} \]

**Common Inputs**

When both input signals are the same, a common signal element due to the two inputs can be defined as the average of the sum of the two signals.

\[ V_c = \frac{1}{2}(V_{t1} + V_{t2}) \]

**Output Voltage**

Since any signals applied to an op-amp in general have both in-phase and out-of-phase components, the resulting output can be expressed as

\[ V_o = A_dV_d + A_cV_c \]

Where \( V_d \) = difference voltage given by Eq.
\( V_c \) = common voltage given by Eq.
\( A_d \) = differential gain of the amplifier
\( A_c \) = common-mode gain of the amplifier

**Common-Mode Rejection Ratio**

Having obtained \( A_d \) and \( A_c \) (as in the measurement procedure discussed above), we can now calculate a value for the common-mode rejection ratio (CMRR), which is defined by the following equation:

\[ CMRR = \frac{A_d}{A_c} \]
The value of CMRR can also be expressed in logarithmic terms as

\[
\text{CMRR (log)} = 20 \log_{10} \frac{A_d}{A_c} \quad \text{(dB)}
\]

We can express the output voltage in terms of the value of CMRR as follows:

\[
V_o = A_d V_d + A_c V_c = A_d V_d \left(1 + \frac{A_c V_c}{A_d V_d} \right)
\]

\[
V_o = A_d V_d \left(1 + \frac{1}{\text{CMRR} \frac{V_c}{V_d}} \right)
\]

**Basic of Op-Amp**

The circuit shown provides operation as a constant-gain multiplier. An input signal, \(V_1\), is applied through resistor \(R_1\) to the minus input. The output is then connected back to the same minus input through resistor \(R_f\). The plus input is connected to ground. Since the signal \(V_1\) is essentially applied to the minus input, the resulting output is opposite in phase to the input signal. Figure 6a shows the op-amp replaced by its ac equivalent circuit. If we use the ideal op-amp equivalent circuit, replacing \(R_i\) by an infinite resistance and \(R_o\) by zero resistance, the ac equivalent circuit is that shown in Fig. 6b. The circuit is then redrawn, as shown in Fig. 6c, from which circuit analysis is carried out.
Using superposition, we can solve for the voltage $V_1$ in terms of the components due to each of the sources. For source $V_1$ only ($-A_v V_i$ set to zero),

$$V_1 = \frac{R_f}{R_1 + R_f} V_1$$

For source $A_v V_i$ only ($V_1$ set to zero),

$$V_i = \frac{R_1}{R_1 + R_f} (-A_v V_i)$$

The total voltage $V_i$ is then

$$V_i = V_{i1} + V_{i2} = \frac{R_f}{R_1 + R_f} V_1 + \frac{R_1}{R_1 + R_f} (-A_v V_i)$$

which can be solved for $V_i$ as

$$V_i = \frac{R_f}{R_f + (1 + A_v)R_1} V_1$$

If $A_v \gg 1$ and $A_v R_1 \gg R_f$, as is usually true, then

$$V_i = \frac{R_f}{A_v R_1} V_1$$

Solving for $V_o/V_i$, we get

$$\frac{V_o}{V_i} = \frac{-A_v V_i}{V_i} = -A_v \frac{R_f V_1}{V_1} = R_f \frac{V_1}{V_i}$$

$$\frac{V_o}{V_1} = \frac{R_f}{R_1}$$
Inverting Amplifier
The most widely used constant-gain amplifier circuit is the inverting amplifier, as shown. The output is obtained by multiplying the input by a fixed or constant gain, set by the input resistor ($R_1$) and feedback resistor ($R_f$). This output also being inverted from the input. Using Eq. (14.8) we can write

$$V_o = -\frac{R_f}{R_1} V_1$$

Noninverting Amplifier
The connection of Fig. 8 shows an op-amp circuit that works as a noninverting amplifier or constant-gain multiplier. It should be noted that the inverting amplifier connection is more widely used because it has better frequency stability (discussed later). To determine the voltage gain of the circuit, we can use the equivalent representation shown in Fig. 14.16b. Note that the voltage across $R_1$ is $V_1$ since $V_i = 0$ V. This must be equal to the output voltage, through a voltage divider of $R_1$ and $R_f$, so that

$$V_o = \left(1 + \frac{R_f}{R_1}\right)V_1$$

FIG. 8. Noninverting constant-gain multiplier
**Summing amplifier**

The circuit shows a three-input summing amplifier circuit, which provides a means of algebraically summing (adding) three voltages, each multiplied by a constant-gain factor. Using the equivalent representation shown in Fig. 9, the output voltage can be expressed in terms of the inputs as

\[ V_o = -\left( \frac{R_f}{R_1} V_1 + \frac{R_f}{R_2} V_2 + \frac{R_f}{R_3} V_3 \right) \]

In other words, each input adds a voltage to the output multiplied by its separate constant-gain multiplier. If more inputs are used, they each add an additional component to the output.

![Summing amplifier](image)

**Subtractor:**

![Subtractor](image)
The aim of the subtractor is to provide an output which is equal to the difference of the two input signals or proportional to their difference. For minimum offset error $R_1 \parallel R_2 = R_3 \parallel R_4$.

**Op-Amp as Integrator**

The operational amplifier integrator is an electronic integration circuit. Based around the operational amplifier (op-amp), it performs the mathematical operation of integration with respect to time; that is, its output voltage is proportional to the input voltage integrated over time.

The input current is offset by a negative feedback current flowing in the capacitor, which is generated by an increase in output voltage of the amplifier. The output voltage is therefore dependent on the value of input current it has to offset and the inverse of the value of the feedback capacitor. The greater the capacitor value, the less output voltage has to be generated to produce a particular feedback current flow.

**Ideal circuit**

The circuit operates by passing a current that charges or discharges the capacitor $C_f$ during the time under consideration, which strives to retain the virtual ground condition at the input by off-setting the effect of the input current. Referring to the above diagram, if the op-amp is assumed to be ideal, nodes $v_1$ and $v_2$ are held equal, and so $v_2$ is a virtual ground. The input voltage passes a current $v_{in}/R_1$ through the resistor producing a compensating current flow through the series capacitor to maintain the virtual ground. This charges or discharges the capacitor over time. Because the resistor and capacitor are connected to a virtual ground, the input current does not vary with capacitor charge and a linear integration of output is achieved.

The circuit can be analyzed by applying Kirchhoff’s current law at the node $v_2$, keeping ideal op-amp behavior in mind.
\[ i_L = I_B + i_F \]

\[ I_B = 0 \] in an ideal op-amp, so:

\[ i_L = i_F \]

Furthermore, the capacitor has a voltage-current relationship governed by the equation:

\[ I_C = C \frac{dV_C}{dt} \]

Substituting the appropriate variables:

\[ \frac{v_{in} - v_2}{R_1} = C_F \frac{d(v_2 - v_o)}{dt} \]

\[ v_2 = v_1 = 0 \] in an ideal op-amp, resulting in:

\[ \frac{v_{in}}{R_1} = -C_F \frac{dv_o}{dt} \]

Integrating both sides with respect to time:

\[ \int_0^t \frac{v_{in}}{R_1} \, dt = - \int_0^t C_F \frac{dv_o}{dt} \, dt \]

If the initial value of \( v_o \) is assumed to be 0 V, this results in a DC error of:

\[ v_o = - \frac{1}{R_1 C_F} \int_0^t v_{in} \, dt \]

**The Op-amp Differentiator Amplifier**

The basic **Op-amp Differentiator** circuit is the exact opposite to that of the Integrator Amplifier circuit that we looked at in the previous tutorial. Here, the position of the capacitor and resistor have been reversed and now the reactance, \( X_C \) is connected to the input terminal of the inverting amplifier while the resistor, \( R \) forms the negative feedback element across the operational amplifier as normal.
This Operational Amplifier circuit performs the mathematical operation of **Differentiation** that is it "produces a voltage output which is directly proportional to the input voltage’s rate-of-change with respect to time". In other words the faster or larger the change to the input voltage signal, the greater the input current, the greater will be the output voltage change in response, becoming more of a "spike" in shape.

As with the integrator circuit, we have a resistor and capacitor forming an RC Network across the operational amplifier and the reactance (Xc) of the capacitor plays a major role in the performance of a **Op-amp Differentiator**.

**Op-amp Differentiator Circuit**

![Op-amp Differentiator Circuit Diagram]

The input signal to the differentiator is applied to the capacitor. The capacitor blocks any DC content so there is no current flow to the amplifier summing point, X resulting in zero output voltage. The capacitor only allows AC type input voltage changes to pass through and whose frequency is dependent on the rate of change of the input signal.

At low frequencies the reactance of the capacitor is "High" resulting in a low gain (Rf/Xc) and low output voltage from the op-amp. At higher frequencies the reactance of the capacitor is much lower resulting in a higher gain and higher output voltage from the differentiator amplifier.

However, at high frequencies an op-amp differentiator circuit becomes unstable and will start to oscillate. This is due mainly to the first-order effect, which determines the frequency response of the op-amp circuit causing a second-order response which, at high frequencies gives an output voltage far higher than what would be expected. To avoid this high frequency gain of the circuit needs to be reduced by adding an additional small value capacitor across the feedback resistor Rf.

\[ I_{IN} = I_F \quad \text{and} \quad I_F = -\frac{V_{OUT}}{R_F} \]
The charge on the capacitor equals Capacitance \( \times \) Voltage across the capacitor

\[
Q = C \times V_{\text{IN}}
\]

The rate of change of this charge is

\[
\frac{dQ}{dt} = C \frac{dV_{\text{IN}}}{dt}
\]

but \( \frac{dQ}{dt} \) is the capacitor current \( i \)

\[
I_{\text{IN}} = C \frac{dV_{\text{IN}}}{dt} = I_F
\]

\[
\therefore - \frac{V_{\text{OUT}}}{R_F} = C \frac{dV_{\text{IN}}}{dt}
\]

from which we have an ideal voltage output for the op-amp differentiator is given as:

\[
V_{\text{OUT}} = -R_F C \frac{dV_{\text{IN}}}{dt}
\]

Therefore, the output voltage \( V_{\text{out}} \) is a constant \( -R \times C \) times the derivative of the input voltage \( V_{\text{in}} \) with respect to time. The minus sign indicates a 180° phase shift because the input signal is connected to the inverting input terminal of the operational amplifier.
**MODULE-3**

**Number System**

The decimal number system (Base 10) is a familiar number system. Some other number systems that are having equal importance are: Binary (Base 2), octal (Base 8), Hexadecimal (Base 16).

All number systems have some common characteristics:

- The digits are consecutive.
- The number of digits is equal to the size of the base.
- Zero is always the first digit.
- The base number is never a digit.
- When 1 is added to the largest digit, a sum of zero and a carry of one results.
- Numeric values determined by the have implicit positional values of the digits.

**Binary Numbers**

The binary number system is used to model the series of electrical signals computers use to represent information. It is also called the “Base 2 system”.

Each digit in binary is a 0 or a 1 and is called a *bit*, which is an abbreviation of *binary digit*. 0 represents the no voltage or an off state and 1 represents the presence of voltage or an on state.

There are several common conventions for representation of numbers in binary. The most familiar is *unsigned binary*. An example of a 8-bit number in this case is 010011112 = 0*2^7 + 1*2^6 + _ _ _ + 1*2^0 = 64 + 8 + 4 + 2 + 1 = 7910

The largest number which can be represented by n bits is 2^n − 1. For example, with 4 bits the largest number is 11112 = 15.

The most significant bit (MSB) is the bit representing the highest power of 2, and the least significant bit (LSB) represents the lowest power of 2.

Example: Binary: 1110110111

<table>
<thead>
<tr>
<th>MSB</th>
<th>LSB</th>
</tr>
</thead>
</table>

**Table : Binary numbering scale**
### Decimal to Binary Conversion

The easiest way to convert a decimal number to its binary equivalent is to use the repeated division of a decimal number by 2 and records the quotient and remainder.

*The remainder digits (a sequence of zeros and ones) form the binary equivalent in least significant to most significant digit sequence*

Example: Convert 67 to its binary equivalent:

\[ 67_{10} = x_2 \]

**Step 1:** \( 67 / 2 = 33 \text{ R } 1 \)  \( \text{Divide 67 by 2. Record quotient in next row} \)

**Step 2:** \( 33 / 2 = 16 \text{ R } 1 \)  \( \text{Again divide by 2; record quotient in next row} \)

**Step 3:** \( 16 / 2 = 8 \text{ R } 0 \)  \( \text{Repeat again} \)

**Step 4:** \( 8 / 2 = 4 \text{ R } 0 \)  \( \text{Repeat again} \)

**Step 5:** \( 4 / 2 = 2 \text{ R } 0 \)  \( \text{Repeat again} \)

**Step 6:** \( 2 / 2 = 1 \text{ R } 0 \)  \( \text{Repeat again} \)

<table>
<thead>
<tr>
<th>Decimal equivalent</th>
<th>Binary No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0000</td>
</tr>
<tr>
<td>1</td>
<td>0001</td>
</tr>
<tr>
<td>2</td>
<td>0010</td>
</tr>
<tr>
<td>3</td>
<td>0011</td>
</tr>
<tr>
<td>4</td>
<td>0100</td>
</tr>
<tr>
<td>5</td>
<td>0101</td>
</tr>
<tr>
<td>6</td>
<td>0110</td>
</tr>
<tr>
<td>7</td>
<td>0111</td>
</tr>
<tr>
<td>8</td>
<td>1000</td>
</tr>
<tr>
<td>9</td>
<td>1001</td>
</tr>
</tbody>
</table>
Step 7: $1 / 2 = 0 \text{ R } 1$

STOP when quotient equals 0

Thus $(67)_{10} = (1000011)_2$

Similarly we can convert 57 and 211 as given below

- $53 = 32 + 16 + 4 + 1$
  - $= 25 + 24 + 22 + 20$
  - $= 1 \cdot 25 + 1 \cdot 24 + 0 \cdot 23 + 1 \cdot 22 + 0 \cdot 21 + 1 \cdot 20$
  - $= 110101$ in binary
  - $= 00110101$ as a full byte in binary

- $211 = 128 + 64 + 16 + 2 + 1$
  - $= 27 + 26 + 24 + 21 + 20$
  - $= 1 \cdot 27 + 1 \cdot 26 + 0 \cdot 25 + 1 \cdot 24 + 0 \cdot 23 + 0 \cdot 22 + 1 \cdot 21 + 1 \cdot 20$
  - $= 11010011$ in binary

**Binary to Decimal Conversion**

Multiply the binary digits by increasing powers of two, starting from the right and then find the decimal number equivalent by summing those products.

Example:

- What is $10011010$ in decimal?

  $10011010 = 1 \cdot 2^7 + 0 \cdot 2^6 + 0 \cdot 2^5 + 1 \cdot 2^4 + 1 \cdot 2^3 + 0 \cdot 2^2 + 1 \cdot 2^1 + 0 \cdot 2^0$
  - $= 2^7 + 2^4 + 2^3 + 2^1$
  - $= 128 + 16 + 8 + 2$
  - $= 154$

- What is $00101001$ in decimal?

  $00101001 = 0 \cdot 2^7 + 0 \cdot 2^6 + 1 \cdot 2^5 + 0 \cdot 2^4 + 1 \cdot 2^3 + 0 \cdot 2^2 + 0 \cdot 2^1 + 1 \cdot 2^0$
  - $= 2^5 + 2^3 + 2^0$
  - $= 32 + 8 + 1$
  - $= 41$

**Representation of Negative Numbers**

There are two commonly used conventions for representing negative numbers. With *sign magnitude*, the MSB is used to flag a negative number. So for example with 4-bit numbers we would have $0011 = 3$ and $1011 = -3$. This is simple to see, but is not good for doing arithmetic.
With 2's complement, negative numbers are designed so that the sum of a number and its 2’s complement is zero.

Using the 4-bit example, we have 0101 = 5 and its 2's complement −5 = 1011. Adding (remember to carry) gives 10000 = 0. (The 5th bit doesn’t count!) Both addition and multiplication work as you would expect using 2’s complement. There are two methods for forming the 2’s complement:
1. Make the transformation 0 → 1 and 1 → 0, then add 1.
2. Add some number to −2MSB to get the number you want. For 4-bit numbers an example of finding the 2’s complement of 5 is −5 = −8 + 3 = 1000 + 0011 = 1011.

2’s complement

- Step 1: Find 1’s complement of the number
  - Binary #: 11000110
  - 1’s complement: 00111001

- Step 2: Add 1 to the 1’s complement
  - 00111001
  - + 00000001
  - ------------------
  - 00111010

Octal Number System

Also known as the Base 8 System. Uses digits 0 – 7. It can be readily converts to binary by grouping three (binary) digits starting from the radix point. Each octal number converts to 3 binary digits.

Example:
1) Convert 427\text{10} to its octal equivalent:

427 / 8 = 53 R3  Divide by 8; R is LSD
53 / 8 = 6 R5  Divide Q by 8; R is next digit
6 / 8 = 0 R6  Repeat until Q = 0

Thus 427\text{10} = 653\text{8}

2) Convert 653\text{8} to binary

\[
\begin{array}{ccc}
6 & 5 & 3 \\
\downarrow & \downarrow & \downarrow \\
110 & 101 & 011
\end{array}
\]

Thus 653\text{8} = 110101011 \text{2}

Hexadecimal Representation
It is very often quite useful to represent blocks of 4 bits by a single digit. Thus in base 16 there is a convention for using one digit for the numbers 0,1,2,...,15 which is called hexadecimal. It follows decimal for 0 to 9, then uses letters A to F for representing 10 to 15 respectively.

<table>
<thead>
<tr>
<th>Decimal</th>
<th>Hexadecimal</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>5</td>
<td>5</td>
</tr>
<tr>
<td>6</td>
<td>6</td>
</tr>
<tr>
<td>7</td>
<td>7</td>
</tr>
<tr>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>9</td>
<td>9</td>
</tr>
<tr>
<td>10</td>
<td>A</td>
</tr>
<tr>
<td>11</td>
<td>B</td>
</tr>
<tr>
<td>12</td>
<td>C</td>
</tr>
<tr>
<td>13</td>
<td>D</td>
</tr>
<tr>
<td>14</td>
<td>E</td>
</tr>
<tr>
<td>15</td>
<td>F</td>
</tr>
</tbody>
</table>

CONVERSIONS

- Convert 83010 to its hexadecimal equivalent:
  
  \[
  \begin{align*}
  830 / 16 &= 51 \text{ R}14 \\
  51 / 16 &= 3 \text{ R}3 \\
  3 / 16 &= 0 \text{ R}3 \\
  \end{align*}
  \]
  
  Thus 83010 = 33E (As 14 is represented as E)

**Binary to Hexadecimal Conversion**

The easiest method for converting binary to hexadecimal is to use a substitution code. Each hex number converts to 4 binary digits as shown in the table.

<table>
<thead>
<tr>
<th>Substitution Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000 = 0</td>
</tr>
<tr>
<td>0001 = 1</td>
</tr>
<tr>
<td>0010 = 2</td>
</tr>
<tr>
<td>0011 = 3</td>
</tr>
<tr>
<td>0100 = 4</td>
</tr>
<tr>
<td>0101 = 5</td>
</tr>
<tr>
<td>0110 = 6</td>
</tr>
<tr>
<td>0111 = 7</td>
</tr>
<tr>
<td>1000 = 8</td>
</tr>
<tr>
<td>1001 = 9</td>
</tr>
<tr>
<td>1010 = A</td>
</tr>
<tr>
<td>1011 = B</td>
</tr>
<tr>
<td>1100 = C</td>
</tr>
<tr>
<td>1101 = D</td>
</tr>
<tr>
<td>1110 = E</td>
</tr>
<tr>
<td>1111 = F</td>
</tr>
</tbody>
</table>

**Floating Point Numbers**

- Real numbers must be normalized using scientific notation:
  
  \[0.1... \times 2^n\] where \(n\) is an integer

- Note that the whole number part is always 0 and the most significant digit of the fraction is a 1 – ALWAYS!
- Standard Format single precision representation uses 32-bit word
- The exponent field (8 bits) can be used to represent integers from 0-255
- Because of the need for negative exponents to be represented as well, the range is offset or biased from –128 to +127
- In this way, both very large and very small numbers can be represented

| ± | 8-bit exponent | 23-bit fraction field |

**Logic Gates**

A logic gate is a hardware implementing a Boolean function; that is, it performs a logical operation on one or more logical inputs, and produces a single logical output. Depending on the context, the term may refer to an ideal logic gate, one that has for instance zero rise time and unlimited fan-out (the number of gate inputs it can feed or connect to), or it may refer to a non-ideal physical device.

Logic gates are primarily implemented using diodes or transistors acting as electronic witches, but can also be constructed using vacuum tubes, electromagnetic relays, fluidic logic, pneumatic logic, optics, molecules, or even mechanical elements. With amplification, logic gates can be cascaded in the same way that Boolean functions can be composed, allowing the construction of a physical model of all of Boolean logic, and therefore, all of the algorithms and mathematics that can be described with Boolean logic.

- The three basic logical operations are:
  - AND
  - OR
  - NOT

**AND gate**

The AND gate is an electronic circuit that gives true output i.e. output (1) only if all its inputs are true. A dot (·) is used to show the AND operation i.e. A·B.

**OR gate**

The OR gate is an electronic circuit that gives a true output (1) if one or more one or more of its inputs are true. A plus (+) is used to show the OR operation.

**NOT gate**

- The NOT gate is an electronic circuit that produces an inverted version of the input at its output.
- It is also known as an inverter.
- If the input variable is A, the inverted output is known as NOT A.
• This is also shown as $A'$, or $\bar{A}$ with a bar over the top.

**NAND gate**

• This is a NOT-AND gate which is equal to an AND followed by a NOT gate.
• The outputs of all NAND gates are true if any of the inputs are false.
• The symbol is an AND gate with a small circle on the output. The small circle represents inversion.

**NOR gate**

• This is a NOT-OR gate which is equal to an OR gate followed by a NOT gate.
• The outputs of all NOR gates are false if any of the inputs are true.
• The symbol is an OR gate with a small circle on the output. The small circle represents inversion.

**EXOR gate**

• The 'Exclusive-OR' gate is a circuit which will give a true output if either, but not both, of its two inputs are true.
• An encircled plus sign ($\oplus$) is used to show the EXOR operation.

**EXNOR gate**

• The 'Exclusive-NOR' gate circuit does the opposite to the EXNOR gate.
• It will give a false output if either, but not both, of its two inputs are true.
• The symbol is an EXOR gate with a small circle on the output. The small circle represents inversion.
<table>
<thead>
<tr>
<th>Type</th>
<th>Distinctive shape</th>
<th>Rectangular shape</th>
<th>Boolean algebra between A &amp; B</th>
<th>Truth table</th>
</tr>
</thead>
<tbody>
<tr>
<td>AND</td>
<td>![AND Symbol]</td>
<td>![AND Symbol]</td>
<td>( A \cdot B )</td>
<td>![AND Truth Table]</td>
</tr>
<tr>
<td>OR</td>
<td>![OR Symbol]</td>
<td>![OR Symbol]</td>
<td>( A + B )</td>
<td>![OR Truth Table]</td>
</tr>
<tr>
<td>NOT</td>
<td>![NOT Symbol]</td>
<td>![NOT Symbol]</td>
<td>( \overline{A} )</td>
<td>![NOT Truth Table]</td>
</tr>
<tr>
<td>NAND</td>
<td>![NAND Symbol]</td>
<td>![NAND Symbol]</td>
<td>( A \cdot \overline{B} )</td>
<td>![NAND Truth Table]</td>
</tr>
<tr>
<td>NOR</td>
<td>![NOR Symbol]</td>
<td>![NOR Symbol]</td>
<td>( A + \overline{B} )</td>
<td>![NOR Truth Table]</td>
</tr>
</tbody>
</table>
Boolean Algebra

Invented by George Boole in 1854. It’s a convenient way and systematic way of expressing and analyzing the operation of logic circuits.

An algebraic structure defined by a set $B = \{0, 1\}$, together with two binary operators (+ and ·) and a unary operator.

Terms going to be used:

- **Variable** – a symbol used to represent a logical quantity.
- **Complement** – the inverse of a variable and is indicated by a bar over the variable.
- **Literal** – a variable or the complement of a variable.

**Boolean Addition**
- Boolean addition is equivalent to the OR operation
- A sum term is produced by an OR operation with no AND ops involved.
  - i.e. $A + B, A + \overline{B}, A + B + \overline{C}, \overline{A} + B + C + \overline{D}$
  - A sum term is equal to 1 when one or more of the literals in the term are 1.
  - A sum term is equal to 0 only if each of the literals is 0.

**Boolean Multiplication**
- Boolean multiplication is equivalent to the AND operation
- A product term is produced by an AND operation with no OR ops involved.
  - i.e. $AB, A\overline{B}, ABC, \overline{A}BCD$
  - A product term is equal to 1 only if each of the literals in the term is 1.
A *product term* is equal to 0 when one or more of the literals are 0.

**Laws of Boolean Algebra**

The basic laws of Boolean algebra:

- **The commutative laws**
  - The *commutative law of addition* for two variables is written as: \( A + B = B + A \)
  - The *commutative law of multiplication* for two variables is written as: \( AB = BA \)

- **The associative laws**
  - The *associative law of addition* for 3 variables is written as: \( A + (B + C) = (A + B) + C \)
  - The *associative law of multiplication* for 3 variables is written as: \( A(BC) = (AB)C \)

- **The distributive laws**
  - The *distributive law* is written for 3 variables as follows: \( A(B + C) = AB + AC \)

**Rules of Boolean Algebra**

1. \( A + 0 = A \)  
2. \( A + 1 = 1 \)  
3. \( A \cdot 0 = 0 \)  
4. \( A \cdot 1 = A \)  
5. \( A + A = A \)  
6. \( A + \overline{A} = 1 \)  
7. \( A \cdot A = A \)  
8. \( A \cdot \overline{A} = 0 \)  
9. \( \overline{A} = A \)  
10. \( A + \overline{AB} = A \)  
11. \( A + \overline{AB} = A + B \)  
12. \( (A + B)(A + C) = A + BC \)

**DeMorgan’s Theorems**

- DeMorgan’s theorems provide mathematical verification of:
  - the equivalency of the NAND and negative-OR gates
  - the equivalency of the NOR and negative-AND gates

- The complement of two or more ANDed variables is equivalent to the OR of the complements of the individual variables.
  \[ \overline{X \cdot Y} = \overline{X} + \overline{Y} \]

- The complement of two or more ORed variables is equivalent to the AND of the complements of the individual variables.
  \[ \overline{X + Y} = \overline{X} \cdot \overline{Y} \]

**Constructing a Truth Table for a Logic Circuit**
Once the Boolean expression for a given logic circuit has been determined, a truth table that shows the output for all possible values of the input variables can be developed.

- Let’s take the example:
  \[ A(B+CD) \]

- There are four variables, hence 16 \( (2^4) \) combinations of values are possible.

- To evaluate the expression \( A(B+CD) \), first find the values of the variables that make the expression equal to 1 (using the rules for Boolean add & mult).

- In this case, the expression equals 1 only if \( A=1 \) and \( B+CD=1 \) because
  \[ A(B+CD) = 1 \cdot 1 = 1 \]

- Now, determine when \( B+CD \) term equals 1.

- The term \( B+CD=1 \) if either \( B=1 \) or \( CD=1 \) or if both \( B \) and \( CD \) equal 1 because
  \[
  \begin{align*}
  B+CD &= 1+0 = 1 \\
  B+CD &= 0+1 = 1 \\
  B+CD &= 1+1 = 1
  \end{align*}
  \]

- The term \( CD=1 \) only if \( C=1 \) and \( D=1 \)

- Summary:
  \[ A(B+CD)=1 \]
  When \( A=1 \) and \( B=1 \) regardless of the values of \( C \) and \( D \)
  \[ \begin{array}{c}
  \text{When } A=1 \text{ and } C=1 \text{ and } D=1 \text{ regardless of the value of } B \\
  \text{The expression } A(B+CD)=0 \text{ for all other value combinations of the variables.} \\
  \text{Putting the results in truth table format}
  \end{array} \]

<table>
<thead>
<tr>
<th>INPUT</th>
<th>OUTPUT A(B+CD)</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>B</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

---

**Latches & Flip-flops**

Digital circuits can be classified as

1. **Combinational circuits:**
   In this case present output of the circuit depends on present inputs only.

   ![Combinational circuit](image)

2. **Sequential circuits:**
- Present output not only depends on present inputs but also on the previous state of output.
- It can be realized as combinational circuit with a feedback path along with a memory element.

```
<table>
<thead>
<tr>
<th>Inputs</th>
<th>Combinational circuit</th>
<th>Outputs</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Memory</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

The most basic memory element can be realized by two inverters forming a static memory cell. Assume A=0 and B=1, then the below circuit will maintain these values indefinitely (as long as it has power applied). The state is defined by the value of the memory cell.

![Static memory cell](image)

**S-R Latches:**
- Most basic type of latch.
- It is known as set-reset latch as it has two stable output state.
  - NOR gates can be used instead of inverters. The SR latch below has two inputs S and R, which will control the outputs Q and Q'.
  - Here Q and Q' feed back into the circuit. They're not only outputs, they're also inputs!
  - To figure out how Q and Q' change, we have to look at not only the inputs S and R, but also the current values of Q and Q':
    \[ Q_{\text{next}} = (R + Q'_{\text{current}})' \]
    \[ Q'_{\text{next}} = (S + Q_{\text{current}})' \]

![S-R latch using NOR gate](image)

- The state S=R=1 is invalid and not allowed

<table>
<thead>
<tr>
<th>S</th>
<th>R</th>
<th>Q</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>No change</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0 (reset)</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1 (set)</td>
</tr>
</tbody>
</table>

![Truth table S-R latch using NOR gate](image)
A gated SR latch circuit diagram constructed from NOR gates.

A **synchronous SR latch** (sometimes **clocked SR flip-flop**) can be made by adding a second level of NAND gates to the inverted SR latch (or a second level of AND gates to the direct SR latch). The extra NAND gates further invert the inputs so the simple SR latch becomes a gated SR latch (and a simple SR latch would transform into a gated SR latch with inverted enable).

With E high (**enable** true), the signals can pass through the input gates to the encapsulated latch; all signal combinations except for (0,0) = hold then immediately reproduce on the (Q,Q) output, i.e. the latch is **transparent**.

With E low (**enable** false) the latch is **closed (opaque)** and remains in the state it was left the last time E was high.

The **enable** input is sometimes a **clock signal**, but more often a read or write strobe.
**Gated D latch**

A D-type transparent latch based on an SR NAND latch

A gated D latch based on an SR NOR latch

This latch exploits the fact that, in the two active input combinations (01 and 10) of a gated SR latch, R is the complement of S. The input NAND stage converts the two D input states (0 and 1) to these two input combinations for the next SR latch by inverting the data input signal. The low state of the *enable* signal produces the inactive "11" combination. Thus a gated D-latch may be considered as a *one-input synchronous SR latch*. This configuration prevents application of the restricted input combination. It is also known as *transparent latch*, *data latch*, or simply *gated latch*. It has a *data* input and an *enable* signal (sometimes named *clock*, or *control*). The word *transparent* comes from the fact that, when the enable input is on, the signal propagates directly through the circuit, from the input D to the output Q.

Transparent latches are typically used as I/O ports or in asynchronous systems, or in synchronous two-phase systems (*synchronous systems* that use a *two-phase clock*), where two latches operating on different clock phases prevent data transparency as in a master–slave flip-flop.

Latches are available as *integrated circuits*, usually with multiple latches per chip. For example, 74HC75 is a quadruple transparent latch in the *7400 series*. 
The truth table shows that when the enable/clock input is 0, the D input has no effect on the output. When E/C is high, the output equals D.

J-K Flip-flop
This simple J-K flip flop is the most widely used of all the flip-flop designs and is considered to be a universal flip-flop circuit. The sequential operation of the J-K flip flop is exactly the same as for the previous SR flip-flop with the same “Set” and “Reset” inputs. The difference this time is that the “J-K flip flop” has no invalid or forbidden input states of the SR Latch even when S and R are both at logic “1”.

The J-K flip flop is basically a gated SR Flip-flop with the addition of a clock input circuitry that prevents the illegal or invalid output condition that can occur when both inputs S and R are equal to logic level “1”. Due to this additional clocked input, a J-K flip-flop has four possible input combinations, “logic 1”, “logic 0”, “no change” and “toggle”. The symbol for a J-K flip flop is similar to that of an SR Bistable Latch as seen in the previous tutorial except for the addition of a clock input.
Both the S and the R inputs of the previous SR bistable have now been replaced by two inputs called the J and K inputs, respectively after its inventor Jack Kilby. Then this equates to: J = S and K = R.

The two 2-input AND gates of the gated SR bistable have now been replaced by two 3-input NAND gates with the third input of each gate connected to the outputs at Q and Q̅. This cross coupling of the SR flip-flop allows the previously invalid condition of S = “1” and R = “1” state to be used to produce a “toggle action” as the two inputs are now interlocked.

If the circuit is now “SET” the J input is inhibited by the “0” status of Q through the lower NAND gate. If the circuit is “RESET” the K input is inhibited by the “0” status of Q through the upper NAND gate. As Q and Q̅ are always different we can use them to control the input. When both inputs J and K are equal to logic “1”, the JK flip flop toggles as shown in the following truth table.

The Truth Table for the JK Function

<table>
<thead>
<tr>
<th>Input</th>
<th>Output</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>J</td>
<td>K</td>
<td>Q</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>
Shift registers

Shift registers are a type of sequential logic circuit, mainly for storage of digital data. They are a group of flip-flops connected in a chain so that the output from one flip-flop becomes the input of the next flip-flop. Most of the registers possess no characteristic internal sequence of states. All flip-flop is driven by a common clock, and all are set or reset simultaneously.

**Register:**
- A set of n flip-flops
- Each flip-flop stores one bit
- Two basic functions: data storage (Fig 1.2) and data movement (Fig 1.1).

**Shift Register:**
A register that allows each of the flip-flops to pass the stored information to its adjacent neighbour. Fig 1.1 shows the basic data movement in shift registers.

**Counter:**
A register that goes through a predetermined sequence of states

Figure 1.1: Basic data movement in shift registers [Floyd]

![Shift Register Diagrams](image)

Fig 1.2: The flip-flop as a storage element
**Storage Capacity:**
The storage capacity of a register is the total number of bits (1 or 0) of digital data it can retain. Each stage (flip flop) in a shift register represents one bit of storage capacity. Therefore the number of stages in a register determines its storage capacity.

**Classification**
The shift registers can be classified as
- Serial In - Serial Out (SISO) Shift Registers
- Serial In - Parallel Out (SIPO) Shift Registers
- Parallel In - Serial Out (PISO) Shift Registers
- Parallel In - Parallel Out (PIPO) Shift Registers

**Serial In - Serial Out Shift Registers**
The serial in/serial out shift register accepts data serially – that is, one bit at a time on a single line. It produces the stored information on its output also in serial form.

*Basic four-bit shift register*
A basic four-bit shift register can be constructed using four D flip-flops, as shown in Fig 2.1. The operation of the circuit is as follows.
- The register is first cleared, forcing all four outputs to zero.
- The input data is then applied sequentially to the D input of the first flip-flop on the left (FF0).
- During each clock pulse, one bit is transmitted from left to right.
- Assume a data word to be 1001.
- The least significant bit of the data has to be shifted through the register from FF0 to FF3.

![Basic four-bit shift register diagram]

In order to get the data out of the register, they must be shifted out serially. The data is loaded to the register when the control line is HIGH (i.e., WRITE). The data can be shifted out of the register when the control line is LOW (i.e., READ).
Fig. 2.2 illustrates entry of the four bits 1010 into the register. Fig. 2.3 shows the four bits (1010) being serially shifted out of the register and replaced by all zeros.

Figure 2.2: Four bits (1010) being entered serially into the register.
Figure 2.3: Four bits (1010) being serially shifted out of the register and replaced by all zeros

**Serial In - Parallel Out Shift Registers**

For this kind of register, data bits are entered serially in the same manner as discussed in the last section. The difference is the way in which the data bits are taken out of the register. Once the data are stored, each bit appears on its respective output line, and all bits are available simultaneously. A construction of a four-bit serial in - parallel out register is shown below(Fig.2.4).

![Fig.2.4: A four-bit serial in - parallel out register](image)

**Parallel In - Serial Out Shift Registers**

A four-bit parallel in - serial out shift register is shown below. The circuit uses D flip-flops and NAND gates for entering data (ie writing) to the register.

![Fig.2.4: A four-bit serial in - parallel out register](image)

D0, D1, D2 and D3 are the parallel inputs, where D0 is the most significant bit and D3 is the least significant bit. To write data in, the mode control line is taken to LOW and the data is clocked in. The data can be shifted when the mode control line is HIGH as SHIFT is active high.

**Parallel In - Parallel Out Shift Registers**
For parallel in - parallel out shift registers, all data bits appear on the parallel outputs immediately following the simultaneous entry of the data bits. The following circuit is a four-bit parallel in - parallel out shift register constructed by D flip-flops.

Fig.2. 5: parallel in - parallel out shift registers
The D's are the parallel inputs and the Q's are the parallel outputs. Once the register is clocked, all the data at the D inputs appear at the corresponding Q outputs simultaneously.

**Bidirectional Shift Registers**

The registers discussed so far involved only right shift operations. Each right shift operation has the effect of successively dividing the binary number by two. If the operation is reversed (left shift), this has the effect of multiplying the number by two. With suitable gating arrangement a serial shift register can perform both operations.

A bidirectional, or reversible, shift register is one in which the data can be shift either left or right. A four-bit bidirectional shift register using D flip-flops is shown below.

Fig.2.6: Bidirectional shift registers(Ref. Floyd)
CATHODE RAY OSCILLOSCOPE:

Cathode ray oscilloscope (CRO) is a versatile instrument used to visually observe wave shapes and to take measurements on them applied to the input terminals.

**Basic principle**
- **Electron Gun:** It generates the beam which moves down the tube and strikes the screen. The screen glows at the point of collision, producing a bright spot. Electric or magnetic fields are used to deflect and move the spot to trace out a pattern.
- **Y plates (Vertical deflection plates):** These are used to deflect the beam vertically.
- **X plates (Horizontal deflection plates):** These are used to deflect the beam horizontally.
- **When voltage is applied to the vertical and horizontal plates simultaneously the deflection of the beam is proportional to the resultant of the two voltages**
and the position of the beam is in between the vertical and horizontal axis of the screen.

- For ac signal display the signal voltage is applied to the vertical plates and it moves the spot vertically to positions, corresponding to the instantaneous values of the signal. Simultaneously the spot is moved horizontally by a sweep voltage applied to the horizontal plates. The sweep must be linear and must move in one direction.

**Signal Generators:**

- A standard signal generator produces known and controllable voltages. It is used as a power source for measurement of gain, signal-to-noise ratio, bandwidth, SWR and other properties.

- RF oscillator generates the carrier frequency using LC tank circuit with constant output over any frequency range.
- Modulation is done with the wideband amplifier which delivers the output to an attenuator. The output voltage is read by an output meter.
- Modulation oscillator gives the frequency that has to be modulated by the carrier frequency.

**Principles of Communication:**

Modulation is the process by which some characteristics of a high frequency wave called the carrier, is changed according to the instantaneous value of a low
frequency wave called the modulating wave. The resultant wave is called the modulated wave.

**Amplitude Modulation:**

Amplitude modulation is obtained by varying the amplitude of the carrier by the modulating signal, the change in amplitude from the unmodulated value being proportional to the instantaneous value of the modulating signal independent of its frequency.

Modulating signal in sinusoidal form can be written as

\[ v_m = V_m \cos(w_m t) \]

Carrier wave can be written as

\[ v_c = V_c \cos(w_c t) \]

The amplitude of the modulated carrier is

\[ V(t) = V_c + K_a V_m \cos(w_m t) \]

where \( K_a \) is the proportionality constant.

The amplitude modulated carrier is represented by

\[ (v_c)_{AM} = V_c \left( 1 + m \cos(w_m t) \right) \cos(w_c t) \]

where \( m = K_a V_m/V_c \) is known as the modulation index.
AM Transmitter:

CARRIER OSCILLATOR
A oscillator is used to operate the transmitted at a desirable fixed radio frequency (RF). The power output of the oscillator, being not sufficiently large, is amplified in several stages to the desirable.

BUFFER AMPLIFIER
This amplifier isolates the oscillate from the succeeding stage, so that the variation of coupling and antenna loading do not influence the oscillator frequency.

FREQUENCY MULTIPLIER
Oscillator cannot generate very high carrier frequencies. To obtain such frequencies, the frequency multiplier is used to multiply the frequency of oscillator output signal to the required value.

POWER AMPLIFIER
The modulated carrier is fed to this stage for final amplification before being carried to the antenna.

AUDIO AMPLIFIER
This amplifier is used to amplify the audio signal output of the microphone that converts the speech or music to be transmitted into equivalent electrical signal.

**MODULATOR**

The function of the modulator is to amplitude modulate the RF carrier in accordance with the amplified audio signal.

**AM RECIEVER**

![AM Receiver Diagram]

**ANTENNA**

The antenna picks up all radiated signals and feeds them into the RF amplifier. These signals are very small (usually only a few microvolt).

**RF AMPLIFIER**

This circuit can be adjusted (tuned) to select and amplify any carrier frequency within the AM broadcast band. Only the selected frequency and its two side bands pass through the amplifier. (Some AM receivers don't have a separate RF amplifier stage.)

**LOCAL OSCILLATOR**

This circuit generates a steady sine wave at a frequency 455 KHz above the selected RF frequency.

**MIXER**

This circuit accepts two inputs, the amplitude modulated RF signal from the output of the RF amplifier (or the antenna when there is no RF amplifier) and the sinusoidal output of the local oscillator (LO). These two signals are then "mixed" by a nonlinear process called *heterodyning* to produce sum and difference
frequencies. For example, if the RF carrier has a frequency of 1000 KHz, the LO frequency is 1455 KHz and the sum and difference frequencies out of the mixer are 2455 KHz and 455 KHz, respectively. The difference frequency is always 455 KHz no matter what the RF carrier frequency.

**IF AMPLIFIER**

The input to the If amplifier is the 455 KHz AM signal, a replica of the original AM carrier signal except that the frequency has been lowered to 455 KHz, The IF amplifier significantly increases the level of this signal.

**DETECTOR**

This circuit recovers the modulating signal (audio signal) from the 455 KHz IF. At this point the IF is no longer needed, so the output of the detector consists of only the audio signal.

**AUDIO AND POWER AMPLIFIERS**

This circuit amplifies the detected audio signal and drives the speaker to produce sound.

**FM MODULATION**

Mathematically, a frequency modulated (FM) waveform can be described using the equation

\[
s(t) = A_c \cos \left[ 2\pi f_c t + 2\pi k_f \int_0^t m(\tau) \, d\tau \right]
\]

where \( s(t) \) is the FM wave, \( A_c \cos 2\pi f_c t \) is the high frequency sinusoidal carrier and \( m(t) \) is the baseband message signal (the voice signal). The parameter \( k_f \) is the frequency sensitivity of the FM modulator.
FM TRANSMITTER
**AUDIO AMPLIFIER**
It amplifies the audio signal from the microphone which converts the sound into equivalent electrical signal.

**REACTANCE MODULATOR**
This transforms the audio amplitude changes into frequency changes of the transmitter oscillator.

**TRANSMITTER OSCILLATOR**
An RF oscillator is used here to generate the desirable oscillations.

**FREQUENCY MULTIPLIER**
A number of frequency multipliers are used in this stage to raise the frequency to the required value.

**MIXER**
A part of the output of block of frequency $f_c$ and that of frequency $f_o$. The frequency multiplier block beat together in the mixer stage to produce a $f_c-f_o$ Signal.

**IF AMPLIFIER**
The IF amplifier significantly increases amplitude of $f_c-f_o$ frequency component signal.

**DISCRIMINATOR**: The output of the IF amplifier is applied to a phase discriminator which gives a zero DC output voltage if the frequency of its input signal to which it is tuned remains constant.

**FM RECEIVER**
The RF amplifier amplifies the received signal intercepted by the antenna. The amplified signal is then applied to the mixer stage.

The second input of the mixer comes from the local oscillator. The two input frequencies of the mixer generate an IF signal of 10.7 MHz. This signal is then amplified by the IF amplifier.

The output of the IF amplifier is applied to the limiter circuit. The limiter removes the noise in the received signal and gives a constant amplitude signal. This circuit is required when a phase discriminator is used to demodulate an FM signal.

The output of the limiter is now applied to the FM discriminator, which recovers the modulating signal. However, this signal is still not the original modulating signal. Before applying it to the audio amplifier stages, it is de-emphasized.

De-emphasizing attenuates the higher frequencies to bring them back to their original amplitudes as these are boosted or emphasized before transmission. The output of the de-emphasized stage is the audio signal, which is then applied to the audio stages and finally to the speaker.

It should be noted that a limiter circuit is required with the FM discriminators. If the demodulator stage uses a ratio detector instead of the discriminator, then a limiter is not required. This is because the ratio detector limits the amplitude of the received signal. In Figure (a) a dotted block that covers the limiter and the discriminator is marked as the ratio detector.

In FM receivers, generally, AGC is not required because the amplitude of the carrier is kept constant by the limiter circuit. Therefore, the input to the audio stages controls amplitudes and there are no erratic changes the volume level. However, AGC may be provided using an AGC detector. This generates a dc voltage to control the gains of the RF and IF amplifier.